FPGA & Digital Design
Monday, May 23, 2016
Output Files
ASY : Graphical symbol file
MIF : Mem init file, auto generated when simulation specified, memories, FIR
NGC : Implementation netlist
http://www.xilinx.com/itp/xilinx10/isehelp/cgn_r_core_generator_output_files.htm
No comments:
Post a Comment
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment